Design of a Flexible Coprocessor Unit
نویسندگان
چکیده
Todays FPGA technology allows reconngurable hardware to be integrated into standard PC hardware. A hardware like this allows for on-they reconngurable hardware. It is possible to remove and insert complete subsystems just by reinitializing the conngurable components. These systems make new demands on software that often can't be fulllled by the classical device driver concept used in todays operating systems. This paper presents a exible and on-they reconngurable hardware subsystem for interworking systems. Furthermore, a software integration for fast and eecient reconnguration of the hardware is introduced. It provides a exible integration into a Unix environment.
منابع مشابه
Flexible MIPS Soft Processor Architecture
The flexible MIPS soft processor architecture borrows selected technologies from highperformance computing to deliver a modular, highly customizable CPU targeted towards FPGA implementations for embedded systems; the objective is to provide a more flexible architectural alternative to coprocessor-based solutions. The processor performs out-of-order execution on parallel functional units, it del...
متن کاملHW/SW co-design for public-key cryptosystems on the 8051 micro-controller
It is a challenge to implement large word length public-key algorithms on embedded systems. Examples are smartcards, RF-ID tags and mobile terminals. This paper presents a HW/SW co-design solution for RSA and Elliptic Curve Cryptography (ECC) over GF(p) on a 12 MHz 8-bit 8051 micro-controller. The hardware coprocessor has a Modular Arithmetic Logic Unit (MALU) of which the digit size (d) is var...
متن کاملOptimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform
Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integrating several soft processor cores into one FPGA fabric, we can have a hierarchy of controllers in one SoC design. Compared to the previous codesigns trying to optimize the communication overhead between the central control uni...
متن کاملA configurable Classification Engine for Polymorphous Chip Architecture
The ever-increasing demands for bandwidth requirement, faster IP forwarding, efficient and effective firewall and flexible differentiated services has resulted in the evolution of sophisticated Network Processor Units (NPUs). We describe a novel approach to implement a pipelined, configurable IPv6 and IPv4 coprocessor for a Network Processor Unit. The coprocessor is capable of providing Forward...
متن کاملDesign of a Computational Floating Point Mathematical Coprocessor on FPGA using VHDL
This paper deals with the design of a mathematical coprocessor using RISC based approach. The coprocessor can relieve the main processor of large matrix based computations usually used in the field of image processing, cryptography, etc. The protocol for communication of the processor with the computer is also designed in the project. The timing required for the designed processor is checked wi...
متن کامل